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ABSTRACT 
Evolution in microprocessor technology poses new challenges for 
supplying power to these devices. To meet demands for faster and more efficient 
data processing, modem microprocessors are being designed with lower voltage 
implementations. More devices will be packed on a single processor chip and the 
processors will operate at higher frequencies, exceeding IGHz. New high- 
performance microprocessors may require from 40 to 80 watts of power for the 
CPU alone. Load current must be supplied with up to 30AIps slew rate while 
keeping the output voltage within tight regulation and response time tolerances. 
Therefore. special power supplies and Voltage Regulator Modules (VRMs) are 
needed to provide lower voltage with higher current and fast response. 
In the part one (chapter 2,3,4) of this dissertation, several low-voltage high- 
current VRM technologies are proposed for future generation microprocessors and 
ICs. The developed VRMs with these new technologies have advantages over 
conventional ones in terms of efficiency, transient response and cost. 
In most cases, the VRMs draw currents from DC bus for which front-end 
converters are used as a DC source. As the use of AC/DC frond-end converters 
continues to increase, more distorted mains current is drawn from the line, resulting 
in lower p~lwer factor and high total harmonic distortion. As a branch of active 
Power factor correction (PFC) techniques, the single-stage technique receives 
particular attention because of its low cost implementation. Moreover, with 
continuously demands for even higher power density, switching mode power supply 
operating at high-frequency is required because at high switching frequency, the 
size and weight of circuit components can be remarkably reduced. To boost the 
switching frequency, the soft-switching technique was introduced to alleviate the 
switching losses. 
The part two (chapter 5,6) of the dissertation presents several topologies for 
this front-end application. The design considerations, simulation results and 
experimental verification are discussed. 
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CHAPTER ONE 
INTRODUCTION 
1 . 1  Background 
In recent years, with fast improvement in CPU speed, on-board distributed low 
voltage DCDC converters have been increasingly used as the CPU power supply. 
Because of the increased requirement for high-performance microprocessors 40 to 80 
watts are necessary to power the CPU alone and load current must be supplied with up to 
30A/us slew rate while keeping the output voltage within tight regulation and response 
time tolerances [1,2,3]. Therefore, load regulation and dynamic performance became 
noticeable and it is necessary to improve power quality when designing the distributed 
low voltage DC/DC converters for CPU power supply. 
In order to satisfy the increasingly stringent power requirements, three advanced 
power conversion circuit schemes are designed to meet the requirements for next 
generation of computers. The proposed computer power supply is shown in Figure 1-1 
and it is composed of front-end converter and Voltage Regulator Modules (VRMs). The 
function of the front-end converter is equivalent to a rectifier plus a unit PFC and a 
DClDC converter. The output voltage.of the front-end converter can be 48V for isolated 
VRM or 5- 12V for non-isolated VRM. For both isolated and non-isolated VRMs, 
1 
1 High-voltage 1 
Isolated 
interleaved technology is used to increase dynamic performance and decrease input and 
output current ripple. 
In recent years, DC distributed power system (DPS) has been extensively used in 
mainframe computer, communication and military systems. However, the basic concepts 
and design philosophy can be tailored for developing future computer system power 
supply. In Figure 1-1, the output voltage of the single stage PFC can be 48V for isolated 
dc/dc converters or 5- 12V for non-isolated VRMs. 
AC -[ Single Stage PFC I 
Figure 1 - 1 : Two Choices for Computer Power Supply 
For the new and future generation computer power supplies, the off-board silver- 
box is still kept to interface the utility [4, 51. This part is analogous to a bulk power 
5- 12v 
system in communication DPS. An internal DC bus is generally can be found in the bulk 
Non-isolated 
VRM 
8 
power supply. The functions of this bulk power supply are to generate proper bus voltage 
Load 
for the on board VRMs and to directly support some regular loads where their 
specifications are relatively looser. To comply with the present regulatory standards, 
some low power level low-cost ac-dc converters with power factor correction (PFC) and 
2 
-. krrical isolation can be considered as options. Normally, the VRMs should be placed 
close to or packaged on the units that need restrictedly regulated supplies to minimize the 
' affects due to the parasitic parameters. 
Normally, the VRM is a buck converter. Synchronous rectification technique is 
erally used to decrease the conduction loss due to high output current. The maximum 
current slew rate for PENTIUM~ I1 processor can be 30A/ps, which means even a VRM 
1.2 Voltage Regulator Module 
This research aims at evaluating system architecture of new generation computer 
power supplies and exploring new low-voltage converters to meet the more stringent load 
requirements. Efforts are focus on investigating several new low-voltage high-current and 
fast transient VRMs. The resultant technology will have extensive commercial 
applications in servers, personal computers and Internet equipment. It is found that with 
the more aggressive power management needed, the problems with current approaches 
Decome more apparent. 
with lMHz switching frequency (switching period is 1 ps) has no chance to respond to a 
fast current change. Therefore, the control circuit mainly gives the treatment for transient 
output voltage deviation during the interval after the rising time of the load current 
(segment 4 in Figure 1-2) [3]. A good output response will bring the output voltage back 
within the static tolerance as fast as possible. The first spike VI is dominated by loop 1 as 
t l  in Figure 1-3, the second spike V2 is dominated by loop 3 (L3), and the third spike V3 
6s dominated by loop 4 (LA). 
Figure 1-2: Typical output voltage transient (top) and load current (bottom) 
i VRM I 
Figure 1-3: Practical VRM load model 
1.2.1 Non-isolated VRM 
Figure 1-4 shows the buck converters used in the VRMs along with their main 
switching waveforms. The law-side switch in the conventional buck is a diode and is 
replaced by a MOSFET because of its lower ON resistance to reduce the conduction loss. 
4 
Both the conventional buck and the synchronous buck can work in either Continuous 
Conduction Mode (CCM) or Discontinuous Conduction Mode (DCM) which is also 
called Quasi-square Wave Converter (QS W). For DCM, faster transient response is 
achieved at the expense of higher ripple and lower efficiency when compared to the CCM 
case. 
Q 2 (  I D 2  
I Control 
t Conventional and Syhncronous Buck 
CCM __,, _,-,,,,,,,., -_-,-,-_ ,-------- 
IL0, ~ lo 
QSW Buck 
Always in DCM 
Figure 1-4: Buck converter for low voltagehigh current applications 
v o  
- 
-- 
/% 
i 
- 
-  
Vref 
Figure 1-5: Diagram for hysteretic control 
To control the output voltage ripple and maintain it within a hysteretic band 
centered about a reference voltage, the hysteretic method can be used as show in Figure 
1-5. This type of controller tracks the output voltage and keeps it between a maximum 
voltage (V,, ) and a minimum voltage (V,) to limit the voltage ripple. The controller will 
turn on the high-side switch and turn off the low-side switch if the output voltage drops 
below V, , and it will turn off the high-side switch and turn on the low side switch if the 
output voltage exceeds V, . 
The hysteretic controller keeps following the output voltage to produce the 
required control signals for the switches. If output-current or input-voltage transients 
occurs, the hysteretic controller will keeps turning on and off the switches until it corrects 
the output voltage. 
High-Input-Voltage VRM 
Most of today's VRMs draw power from a 5V output of a silver box. This silver 
box concept has existed for more than two decades. However, its loads, such as 
microprocessors and memory chips, keep updating every eighteen months [3]. Since the 
silver box output can not meet the strict transient and efficiency requirements from these 
kinds of loads, the high-input-voltage VRMs are expected to be placed between the loads 
and the silver box output. 
To further increase their processing speed and decrease the power consumption, 
the operating voltages of the next generation of computer microprocessors will be 
reduced to around 1V. It is expected that today's processors will require much more 
power and will present even more dynamic loads than today's microprocessors. To keep 
the distribution losses low at an increased power level, the input voltage of the new 
generation VRMs has to be increased. 
In this section, we present several existing topologies with a high input voltage for 
a reduced distribution loss. 
In Figure 1 -6(a), the output inductor current flows through the synchronous 
rectifier in its secondary, so the switch current ripple cannot be cancelled compared with 
other two channel output inductors. This means we must compromise between transient 
performance and output current ripple. In Figure 1 -6(b), this topology has high efficiency 
but low close loop bandwidth. Furthermore, this topology will cause transformer core 
saturation and consequently increase the switch stress. In Figure I -6(c) and (d), half 
bridge topology has low switch voltage stress and high efficiency. However its efficiency 
is still lower than push-pull topology due to its low turns ratio and high primary 
conduction loss. For (d), the series capacity in primary can block dc current and prevent 
core saturation. In Figure 1-6(e), the switch voltage is clamped at two times input voltage 
and its input current ripple is half of half bridge and push-pull topology. 
The push-pull forward, asymmetrical half-bridge, and full-bridge (introduced 
later) topologies are well-suited for the low-voltage/high-current applications with the 
current-doubler in the secondary side. Due to the low current stress and two times voltage 
stress in push-pull forward topology in primary, it is more suited for the low- 
voltagehigh-current on-board converters operating from 12V than from 48V. Among 
considered topologies, the bridge topology seems to be a good choice for the on-board 
converter with the 48V input. Using phase-shift control, a full-bridge topology with zero- 
voltage-switching of the primary switches will be presented in the following part. 
vi" !GI ' 
a) Active clamp forward 
(b) Flyback forward converter 
(c) Symmetrical half bridge 
(d) Asymmetrical half bridge 
(e) Push-pull forward 
Figure 1-6: Topologies for low voltagehigh current application 
1.3 PFC Single Stage AC/DC Converter 
Traditional diode rectifiers used in front of the electronic equipment draw pulsed 
current from the utility line, which deteriorates the line voltage, produce radiated and 
conducted electromagnetic interference, leads to poor utilization of the capacity of the 
power sources. In compliance with IEC 1000-3-2 harmonic regulation, many power 
factor corrected (PFC) ac-dc rectifiers have been proposed in recent years [6]. In a single- 
stage PFC. input-current shaping, isolation, and fast output regulation are performed in a 
single stage. This method provides a compromise between the performance and cost. 
Comprehensive comparisons of the three approaches at manufacture cost and 
performance havekhown that the single-stage PFC is a cost-effective solution for low 
power applications. 
1.3.1 Power Factor Correction Methods 
Generally. three PFC approaches are commonly used in current power supply 
product with high power factor features, i.e., passive approach, active two-stage and 
single-stage PFC approaches. Each one has its merits and limitations and applicable field 
Figure 1 -7(a) shows the block diagram of a passive PFC scheme. In this approach, a full- 
bridge rectifier with a LC filter is used to meet the line current harmonic limit. Generally. 
choke L of the low-frequency filter can be placed either on the dc or ac side of rectifier. 
The block diagram of the active two-stage approach is shown in Figure 1-7(b). In 
this approach, two converters are used to achieve PFC and wide bandwidth regulation of 
the output voltage. An ac/dc converter is connected to the line to provide good input 
power factor and generator a roughly regulated dc voltage. Usually this voltage cannot 
directly supply the load since it contains intolerable second harmonic content. Therefore, 
a dcldc converter is cascaded to tightly regulate the output voltage. These two power 
stages are controlled separately. 
Today, there are many active single-stage PFC approaches available. Figure 1 - 
7(c) shows a typical block diagram of an active PFC scheme. This approach combines the 
power factor correction converter and the voltage regulation converter in one stage. The 
underlying strategy of this scheme is to design the circuit in such a way that it allows its 
PFC circuit and voltage regulation circuit to share the same power switch. Typically, the 
input circuit in one-stage PFC power supplies uses DCM voltage follower technique, in 
which the peak of the input current is proportional to the instantaneous line voltage 
automatically. The average input current per switching cycle (i.e. line current) is 
therefore tracing the line voltage in shape and phase. 
Compared to the active techniques, the major advantages of the passive PFC 
technique are higher efficiency, high reliability and relative lower cost. The major 
drawback of the approach is a relative large size choke. In addition, bulk capacitor 
voltage has a big variation with input voltage. The varying voltage has a detrimental 
effect on optimization of dcldc converter. 
-pi 6% Kl regulator dC-uG 
- +i ac-dc converter with both PFC and regulation 
Figure 1-7: Block diagrams of power factor correction circuits (a) passive power factor 
correction, (b) active two-stage, (3) single stage. 
In two-stage scheme, the first stage provides a regulated intermediate bus voltage. 
Due to the relative constant bus voltage, the design of the second stage, dc/dc converter, 
can be optimized. In addition, because of a relative high bus voltage, the capacitance of 
the bulk capacitor can be minimized for a given hold-up time requirement. However, the 
two-stage approach suffers from an increased circuit complexity and cost since it requires 
two power stages and two controllers. 
Due to the simplified power stage and control circuit of the single-stage scheme, it 
is attractive to many applications with cost and size restrictions. The major deficiency of 
single-stage circuit is that the bulk capacitor voltage varies with the line voltage and load 
current. Due to this drawback, in some single-stage circuit, the peak voltage of the bulk 
capacitor is above 450V, which makes these circuits impractical because of high cost of 
high-voltage stage capacitors. Performance and cost-effectiveness are penalized because 
of varying capacitor voltage, especially in applications requiring a hold-up time such as 
computer power supplies. 
1.3.2 Soft-switching Technique 
To accommodate the ever-increasing demand for smaller size, lighter weight, and 
higher efficiency power supplies, switching-mode power conversion technologies have 
evolved from the conventional pulse-width-modulated (PWM) converter to resonant 
converters, quasi-resonant converters (QRCs), multi-resonant converters (MRCs), and 
most recently to soft-switching PWM converters [7]. Due to circuit parasitics and hard- 
switching condition, operation of a PWM converter involves high switching losses. 
switching stresses, and switching noises. These are the major factors that restrict PWM 
converters from operating at a higher frequency for size/weight reduction and 
performance improvement. 
With the available devices and circuit technologies, PWM converters generally 
have been designed to operate with 50-200kHz switching frequency. In this frequency 
range, the power supply is deemed optimal in weight, size, efficiency. reliability, and 
cost. In more recent applications such as adaptor, notebook, and laptop computers where 
high power density is of primary concern, it is desirable to push the conversion frequency 
as high as the upper hundreds of kilohertz to lower-megahertz range. However, higher 
15 
switching frequency invariably results in increased switching losses. The switching loss 
at turn-off is primarily caused by the leakage inductance of the power transformer. As the 
semiconductor device turns off, the sharp di/dt induces high voltage spike across the 
leakage inductance. To reduce switching stress, dissipative snubbers are typically used. 
At turn-on, switching losses are mainly caused by abrupt discharging of the energy stored 
in the parasitic capacitance of the semiconductor devices. When the transistor is turned 
on, the energy stored in its output capacitance is dissipated in the device. Also, turn-on at 
high voltage levels induces a severe switching noise coupled through the Miller 
capacitance into the drive and control circuits. The aforementioned detrimental effects of 
the circuit parasitics become much more pronounced as the switching frequency is 
increased. 
To improve switching conditions for semiconductor devices in switched-mode 
converters, several resonant techniques were proposed. The traditional series and parallel 
resonant converters, class-E quasi-resonant converters, multi-resonant converters, and 
resonant dc link converters are included in this category. By incorporating certain types 
of resonant network into a PWM topology, numerous resonant converters can be formed, 
offering a zero-voltage switching (ZVS) or zero-current switching (ZCS) condition for 
the switches. This improvement significantly reduces switching losses and enables the 
converter to operate at a higher switching frequency. However, due to the resonant nature 
of the current and voltage waveforms, the operation of resonant converters usually 
involves high circulating energy which results in a substantial increase in conduction 
losses. For instance, the ZVS-QRC technique employs an LC resonant network to shape 
the switch voltage waveform so that the power switch is operated with ZVS. Although 
the switching loss is reduced, the transistor suffers from an excessive voltage stress that is 
proportional to the load range. The ZVS-MRC technique utilizes a multi-element 
resonant network to implement ZVS for both the active and passive switches. The unique 
arrangement of the multi-resonant network is aimed at absorption of all major parasitic 
components, including transistor output capacitance, diode juncti~n capacitance, and 
transformer leakage inductance. This allows the ZVS-MRCs to operate at high 
frequencies while each semiconductor device in the circuit can operate at its switching 
condition. Nevertheless, both the active and passive switches in a ZVS-MRC are 
subjected to peak voltage and current stresses significantly higher than those in their 
PWM counterparts. Another major limitation of the resonant converters is variable 
frequency operation. For converters operating with a wide input voltage range and load, 
the switching frequency range is also wide. As a result, the optimum design of the 
magnetic components (inductors and transformers) and EM1 and output filters is difficult 
to achieve. In addition, the bandwidth of the closed-loop control is compromised, since it 
is determined by minimum switching frequency. Therefore, to attain a greater benefit 
from high-frequency operation, it is desirable to operate the converter at a fixed 
frequency. Although a number of constant-frequency resonant converters operating under 
either ZVS or ZCS have been proposed, operation of these converters still involves high 
circulating energy. 
As a compromise between the PWM and resonant techniques, the soft-switching 
PWM techniques were proposed aimed at achieving soft-switching without a 
significantly increase in circulating energy. Generally, a soft-switching converter utilizes 
some form of resonant technique to soften the switching transition. When the switching 
transition is completed, the converter reverts back to the familiar PWM mode of 
operation so that the circulatory energy can be minimized. Meanwhile, the switching 
frequency of the converter is kept fixed so that the circuit optimization can be easily 
attainable. 
1.4 Dissertation Outline 
The primary objectives of this dissertation are to develop advanced topologies and 
control technologies for low-voltage VRMs, and single stage front-end converters. The 
major contributions will be: 
a) a proposed interleaved synchronous buck regulator with hysteresis control 
b) a proposed interleaved half-bridge converter with peak current control 
C) a proposed high-power low-vol tage converter 
d) a proposed dual or multiple output low-voltage converter 
e) a proposed soft-switching method for an existing single stage front-end 
converter 
f) a proposed single stage front-end converter with lower power device stress and 
higher efficiency. 
1.4.1 A Novel Interleaved Synchronous Buck Regulator with Hysteresis Control 
Next-generation microprocessors need lower-voltage, faster-response and higher- 
power-density power supplies. It's well known that interleaving technique and hysteretic 
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automatically achieved. Thus current runaway is avoided without additional correction 
circuit. It is shown that the steady state analysis and simulation results are in a good 
control are suitable for this task. In chapter two, by combining the interleaving techniques 
and hysteretic control, an interleaved synchronous buck regulator is explored and 
proposed. The simulation and experimental results suggest a promising future for low 
voltage application. 
1.4.2 A Novel Interleaved Half-bridge Converter with Peak Current Control 
An interleaved low-voltage half-bridge converter is proposed in this paper. With a 
Master-Slave peak current control, charge balances of the main transformers are 
agreement. A 48V input, 1.5V/60A output prototype is built to verify the proposed 
control method. 
1.4.3 A High-Power Low-Voltage Converter 
As the power consumption of high-performance microprocessors increases, the 
advantage of phase shift full-bridge converter for this application becomes apparent. 
Voltage control, peak current control and average current control are studied under 
transient response. The simulation results are discussed. 
1.4.4 A Dual Output Low-Voltage Converter 
In the telecommunication area, dual output or multiple DClDC converters have a 
wide application. A new dual or multiple output DC/DC converter is proposed. In this 
converter, each output is controlled separately while the control signal for the main 
switch is from the output with the largest duty ratio. This method not only provides an 
alternative way for this application without patent issues, but also simplifies the 
traditional approaches by getting rid of the dummy load. 
1.4.5 PFC Single Stage ACIDC Converter 
A new single-stage power factor correction converter with the soft-switching of 
the main switch is proposed. High frequency operation of the proposed converter makes 
the ac-dc power supply possible to be minimized in size and weight. 
1.4.6 New Single Stage Topology 
A new single-stage, single-switch technique that combines the boost-like input- 
current shaper is described. In this technique, the boost inductor can operate in both the 
discontinuous and continuous conduction modes. By controlling the turns ratio of the 
windings, the input current harmonic contents can be reduced to comply with EN61000- 
3-2 limits. 
CHAPTER TWO 
A NOVEL INTERLEAVED SYNCHRONOUS BUCK REGULATOR 
2.1 Synchronous Buck Renulator with Hysteresis Control 
New high-performance microprocessors may require from 40 to 80 watts of 
power for the CPU alone [I ] .  Load current must be supplied with up to 30AIps slew rate 
while keeping the output voltage within tight regulation and response time tolerances. 
Conventional synchronous regulator control techniques include PWM voltage control, 
PWM current control and variable frequency current control. CPU power supplies that 
are designed using these types of control methods require additional bulk storage 
capacitors to maintain output voltage within the regulation limits during the high di/dt 
load transients because of the limited bandwidth of the controller. Some controllers add a 
fast loop around the slower main control loop to improve the response time, but output 
voltage must deviate outside a fixed tolerance band before the fast loop becomes 
Hysteretic control, also called bang-bang control or ripple regulator control. 
maintains the output voltage within the hysteresis band centered about the internal 
reference voltage. If the output voltage reaches or exceeds the reference plus one-half of 
the hysteresis band, the controller turns off the high-side MOSFETs and turns on the low- 
side MOSFETs. This is the power stage off-state, and it  causes the output voltage to 
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decrease. When the output voltage is at or below the level of the reference minus one-half 
of the hysteresis band, the power stage is in off-stage. This hysteretic method of control 
keeps the output voltage within the hysteresis band around the reference voltage. Thus 
the output voltage is corrected as quickly as the output filter allows. 
Unlike PWM-controlled power supplies, the output filter design is driven 
primarily by the need to provide satisfactory output voltage performance in response to 
fast load transients encountered when supplying power to next-generation 
microprocessors [2]. A smaller output filter is desired for fast response but leads to higher 
ripple which means higher switching frequency for the MOSFETs in a hysteretic control 
converter. 
In a single module the switching frequency could reach such a large value that 
makes a small inductor value impractical to meet both the steady state and transient 
requirements. Thus an interleaved synchronous regulator that naturally cancels the output 
current ripple while achieving fast response is proposed to meet future requirements. 
2.2 Novel Interleaved Synchronous Buck Regulator 
It comes interleaved technique to reduce output ripple while maintaining transient 
performance and limiting inductor value [3]. The essential principle for interleaved 
technique is to parallel switches and inductors between input voltage and output capacity. 
The reason for reducing current ripple by interleaved technique is phase shifting among 
the different switches and they generate corresponding current delay in respective 
inductors. Obviously, output current is summary of all branches and the total current 
ripple can be cancelled significantly due to the phase shifting of each branch current. This 
is illustrated in Figure 2-1. In general, interleaved technique is tantamount to increasing 
switching frequency while the effective output inductor is reduced due to parallel. 
Figure 2- 1 : General layout out interleaved converters and its waveforms 
Utilizing interleaving technique, the output current of the converter can ramp fast 
than a single converter, and heat is spread among multiple components. But this 
technique is difficult to be applied to hysteretic controlled converter as the switching 
frequency is always changing and there is no synchronizing clock signal inside the 
control chip. This proposed method adopts a novel way to achieve multiphase regardless 
of the varying switching frequency. 
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Figure 2-2: General layout for the interleaved synchronous buck converter 
Figure 2-3: Current waveforms and gate signals of the upper-side MOSFETs 
2.2.1 Operation Principle 
The general circuit layout and typical waveforms are shown in Figures 2-2 and 2- 
3. Only a 2-module converter is presented for simplicity. In Figure 2-2, VpaL and Vvallcy 
are the hysteresis band boundary and Vall-on and Vall-off are the voltage levels below 
or above which all the switches will be on or off. The same comparators are used for all 
modules and interleaving is achieved through sequence circuit only. Reset circuit is 
activated during the large load transient using the same current probes for the MOSFETs 
protection circuit. For a 2-module interleaved converter, only a toggle is needed to obtain 
the desired sequence. The high-side switch of first module is turned on when the output 
voltage hits the Vvdky and then the high-side switch of second module is tumed on at the 
next time the output voltage hits the VvdI,. When the output voltage hits the upper 
boundary VH. both of the switches are tumed off. Thus the two main switches work 
alternately with 180° phase shift. Figure 2-3 shows the waveforms of output inductor 
currents and switching driver signals. 
During the startup, since the output voltage is lower than VdI-on, both high-side 
MOSFETs are on until output voltage exceeds that value. At this time, the output voltage 
is smaller than V@, so one high-side switch is already on and the other is off. The 
output voltage keeps increasing until it exceeds VW. Then both high-side switches are 
off and the output voltage goes down until it's smaller than VValI,,, which would start 
another cycle. 
After the elements of the output filter are determined, the power supply switching 
frequency must be estimated. If the estimated switching frequency is too high, the 
switching losses in the power MOSFETs will be high, resulting in less than optimum 
efficiency. If the estimated switching frequency is too low, the inductor value may be too 
high, resulting in unsatisfactory transient response. 
2.2.2 Design Consideration 
To accurately predict the switching frequency of a hysteretic regulator, the output 
voltage ripple must be investigated as shown in Figure 2-4. The three elements of the 
capacitor that contribute to ripple are ESR, ESL. and capacitance. 
From [4,5], the equation for the switching frequency of one power stage converter is: 
where V, is the input voltage, V,  is the output voltage, and tdc~ is the delay of the control 
circuit. For a 2-module interleaved converter, the ripple cancellation should be taken into 
account during the prediction. 
The hysteresis band is equal to the difference between the peak-peak values of 
the V, ripple (Vp-p), at the times ton - tde, and f f l  - I,, , and given by, 
Vripple 
H yst 
- _y..- - - - - - - - - - F-----'---------- 
------------ 
Fig. 2-4: Output ripple for the hysteretic controlled circuit 
Based the above equations, the following equation for the switching frequency of 
a 2-module converter can be derived: 
vO2 x (Vl - v ~ ) ~  x (ESR- t&, ICo) ' = 2VIV' x(Vl -Vo)x(Vl  xESRxtde,  - E S L X V , ) + ~ V ' I  X(V,  - 2 V 0 ) x H y s t x L  (2-4) 
Figure 2-5(a) and (b) give theoretical estimate of the switching frequencies 
against the input voltage or hysteresis band voltage. 
Three 0s-con 820-pF, 4-V capacitors were used in this example circuit. ESR and 
ESL for each capacitor were 8mR, and 4.8nH, respectively. The other values that were 
substituted are the following: 1;0.5p, Hyst=20mV, tdel=0.8ps. 
It can be shown that the output voltage would break out from the hysteretic band 
during large transient, and fail to reenter the band in some cases. Though the output 
voltage remains at a certain value, it is possible that the inductor currents ILI and IL2 
would runaway as showed in Figure 2-6. As for a hysteretic voltage control, the switches 
are only changing status according to the output voltage. This is because with a simple 
sequence circuit, after the large transient the status of the sequence circuit goes abnormal 
under certain conditions. 
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Figure 2-5: Estimation of switching frequencies 
Figure 2-6: Inductor current runaway 
This problem can be solved by adding a resetting circuit that locks the output of 
the sequence circuit and takes over control when either of the inductor currents reaches 
certain value. The power stage with the runaway current is turn off and only the other 
power converter is working to regulator the output voltage until both currents become the 
same again. 
Due to the strict cost, size and efficiency requirements and integration purpose, 
the current sharing becomes more critical in the VRM design. For a two-module 
multiphase converter, the duty ratios are 
and 
I , ,  and I , ,  are the output currents for the two modules. Ron, and Ron, are the on 
resistances of the two high-side MOSFETs for the two modules. For the voltage control. 
we have, roughly, D, = D,. Therefore, I,, x R,,, = I , ,  x Ron,. Usually, there is 20% 
difference for the on resistances of the MOSFETs. The larger the load current, the worse 
the current sharing results. 
2.2.3 Simulation and experimental results 
In Figure 2-2, two small resistors are added between the output inductors and the 
output. The feedback signal, which is used to compare with the reference Vpcak, is not 
from the output node, but from the nodes between the two inductors and added resistors. 
As such, the current information is introduced into the control loop and current sharing is 
achieved. 
Figure 2-7 shows the two current waveforms and output voltage ripple. Without 
current sharing (without adding the two small resistors), the current difference is around 
4A out of the total current 26A with a 57% ON resistance difference. Figure 2-8 shows 
there is 0.2A difference with current sharing (the value of the added resistors is 0.001 R). 
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Figure 2-7 Without current sharing, current difference is around 4A (total current: 26A) 
Figure 2-8 With current sharing, current difference is around 0.2A 
The operation of the single phase hysteretic controller TPS5211 differs from a 
regular hysteretic controller. The additional ramp signal through the input of the 
hysteretic comparator is formed by R and C, as shown in Figure 2-9(a). The two signals 
are summed through the inputs of the comparator. The two signals are the ramp signal 
from R-C circuitry (the other module is the same) and the signal from the output 
converter. By proper selection of R and C. one can get the amplitude of an additional 
ramp signal which is greater than the output ripple of the converter. As a result, the 
switching frequency is greater while the output ripple becomes lower. 
Figure 2-10 shows the two current waveforms and output voltage ripple. Without 
current sharing, the current difference is around 4A out of the total current 26A with a 
57% ON resistance difference. Figure 2- 1 1 shows there is 0.3A difference with current 
sharing with the general layout as show in Figure 9(b). 
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Figure 2-9 General Layout with TPS52 1 1 Controller Method 
Figure 2- 10 Without current sharing, current difference is around 4A (total current: 26A). 
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Figure 2-1 1 With current sharing, current difference is around 0.3A 
Figure 2-12 Schematics, (a) sequence circuit, (b) reset and protection circuit 
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Figure 2- 13 simulation result 
A 5-1 2V input, 1.65V output 2-module interleaved converter with a maximum 
output current 26A is designed. Figure 2-12 shows the schematics. Simulation results are 
shown in Figure 2-1 3. Load transient from 10% load to full load and from full load to 
10% load occurs at 152ps and 250p,  respectively. 
During the load transient from 10% load to full load, one high-side switch 
remains on until the current flowing through the switch reaches the maximum value 
allowed. The reset circuit is triggered and this switch is turned off while the other high- 
side switch is turned on. Drive 1 and Drive2 waveforms in Figure 2-1 3 are the reset 
signals leading to the changes of switches' status. The output signal denoted as U57A:Q 
is the output waveform of the upper JK trigger in Figure 2-13. The simulation and PCB 
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layout design example presented here is based on the software OrCAD Family 9.2. The 
main components used in the prototype testing are listed below: 
MOSFET: SI4410DY, 
Output capacitor: OSCON 820uF (3x). 
Output inductors: 16A, 0.5uH, 
Magnetics 55 12 1 -A2, Cturns, 17AWG wire, 
Current sense resistor: MP9 16, 
Comparator: Lt 172 1 .  
Figure 2- 14: Prototype 
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Figure 2- 15 Some preliminary results. 
The upper two waveforms in Figure 2-15(a) are the experimental waveforms for 
the drive signals for high-side MOSFETs of the two power stages. The third waveform is 
the output ripple. We can see the some part of the ripple that is caused by the delay of the 
control circuit. The lower waveform is the one comparator output, which has a frequency 
twice the switching frequency of either of the power stages. Figure 2- 15(b) shows the two 
interleaved output currents and total output ripple. 
An interleaved buck converter with hysteresis voltage control for two power 
stages is presented. The method for interleaving can be easily applied to large number of 
VRM modules by modifying the sequence circuit. With the integration of the output 
inductors, and design of mixed-signal chips for the control and driver circuit, the 
efficiency and performance should be improved which make this interleaved synchronous 
buck regulator a potent competitor in the future. 
CHPATER THREE 
A NOVEL INTERLEAVED HALF-BRIDGE CONVERTER 
3.1 HB Converter With Peak Current Control 
Most of today's Voltage Regulation Modules (VRMs) draw power from a 5V 
output of a silver box, which in the future will be replaced by a distributed power system 
with high-voltage bus ( 1  2V or 48V) due to the point-of-use regulation as shown in Figure 
3-1 [ I ] .  
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Figure 3- 1 : Distributed power system 
Meanwhile, high-input-voltage and high-performance dcldc converters will 
replace most of today's VRMs that use synchronous rectifier buck topology that needs 
large input capacitor and has asymmetrical transient response [2]. Moreover, the new 
VRMs converter design challenges are exasperated by the need for high-performance 
microprocessors that may require 40 to 80 watts for the CPU alone. with load current 
must be supplied with up to 3 0 A . p  slew rate while keeping the output voltage within 
tight regulation and response time tolerances. 
Conventional control techniques include PWM voltage control, PWM current 
control and variable frequency current control. When properly compensated, the small- 
signal dynamic performance of the buck regulator with conventional duty ratio control 
[3] may be nearly as good as that of the same regulator with current-mode duty cycle 
control. However, there is a dramatic difference when large-signal dynamic conditions 
are considered. When large dynamic load changes are made, the output voltage must 
change significantly, driving the error amplifier beyond its linear range. This temporarily 
opens the control loop and charges the compensation capacitars to voltages that are 
totally unrelated to normal operation. Hence, the compensation capacitors necessary for 
good small-signal performance will cause poor large-signal performance. In contrast, 
current-mode control achieves excellent small- and large- signal performance because 
large compensation capacitors are not required. 
When peak current control is applied to half bridge topology, the unbalanced 
charge in each half cycle will cause a voltage to build up across any series capacitors. 
Unfortunately, the direction of the voltage buildup is such that it tends to reinforce the 
original volt-second asymmetry, and a runaway situation quickly develops. Though there 
is a solution to this problem, using an auxiliary transformer winding made of small 
diameter wire with the same number of turns as the primary winding, and two small high 
voltage diodes, system performance could be affected due to the additional circuit. Thus, 
we propose a new control method to be known as master-slave peak current control that 
requires no correction circuit. Unlike existing converters where smaller output filter is 
used to achieve fast response at the expense of higher ripple, this interleaved half-bridge 
topology that naturally cancels the output current ripple without having to use large 
output filter. 
3.2 Novel Interleaved Half-Bridge Converter with Peak Current Control 
3.2.1 Operation Principle 
The schematic of the proposed interleaved half-bridge converter with master- 
slave peak current control is shown in Figure 3-2. 
The switching sequence for S1, S4, SZ and S3 with 90" degree phase shift is shown 
in Table 3-1. The switch ON and OFF times of S I  and S2 is determined by PWM 
controller like conventional half-bridge converter while S3 and S4 are controller by the 
ON or OFF signal of S I  and S 2  with phase shift. The duty ratio of S l  is shifted by 90' 
degree to control Sq and the duty ratio of S2 is shifted by 90' degree to control S3. Thus, 
the interleaving is realized by phase shift of the control circuit. 
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Figure 3-2 Proposed layout for the interleaved half-bridge Converter 
Table 2- 1 : The switching sequence 
270" 
s 3 
Duty Radio of S3 
1 SO0 
s2 
PWM Controller 
90" 
s 4  
Duty Radio of S, 
Time 
Switch 
Duty Radio 
Decided by 
0" 
s I 
PWM Controller 
3.2.2 Design Consideration 
The control sequence also solves the problem of unbalanced charge due to peak 
current control. This can be explained by the equations given below. Vin is the input 
voltage, VB is the voltage of the node connecting two bulk capacitors, i l  and i2 are the 
capacitor currents of CI and Cz, is the output inductor, Llk is the leakage inductor of the 
main transformer, T is the period of cycle and D is the duty ratio of switch S1. 
First, we assume that Cl and C2 are large and equal (CI=C2=C), hence: v, = % 2 . 
We also assume the bulk capacitors are charged linearly, and there is small perturbation 
causing v, = !!L - AV,.  When S: is on, the capacitor current, iz, is given by, 
2 
resulting in VB being reduced by AVB2 that is expressed as 
1 AV,, =- l l , d t  - 
C 
As switch S3 is turned on after 90' delay of the turn-on of S2, the current flowing through 
bulk capacitor CI is given by, 
Approximately, the voltage increment of VB is given by: 
Hence, Ve is increased to offset AV, , so Ve is kept constant around L. 
2 
In the other case when vB = %+ AV,, similarly we can get VB is brought down to 
2 
% in each cycle. Thus charge balance is achieved as Vg is kept almost constant. 
2 
3.2.3 Simulation and Experimental Results 
Figure 3-3 is the phase shift circuit that shifts the PWM control signal for S I  and 
S2 one-quarter period of cycle to control the switch S3 and S4, respectively. The controller 
design files are in Appendix [4,5,6.7,8,9,10,11,12]. 
The upper waveform in Figure 3-4 is the currents of output inductors. The middle 
waveform is the current of the primary winding of the main transformer ibl and ib2. The 
lower waveform is output voltage Vo during load change. From the simulation result we 
can see even with modest output capacitance (3280uF), the voltage drop is small and 
back to normal value within 6 0 ~ s  which can not be achieved with voltage mode control. 
Figure 3-3 Schematic of phase shift circuit 
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Figure 3-4 Simulation Results 
The simulation and PCB layout design software is OrCAD Family 9.2. The main 
components used in the prototype in Figure 3-5 are listed below: 
MOSFET: HUF75639P, 
Inductor: 55 12 1 -A2,4 turns, 
Output Capacitor: OSCON, 
Drive: HIP408 1 A, 
Current transformer: Coilcraft CS4050V-0 1, 
PWM controller: UC3825. 
Figures 3-6 and 3-7 show the gate signals of the four main MOSFETs in the 
power stage at light and heavy load, respectively. In one cycle the gate signals are shifted 
90 degrees from each other. It's noted the duty ratio is different between two cases as the 
output inductors are in the discontinuous conduction mode. Figure 3-8 is the voltage 
waveforms of the four rectifier diodes. In the DCM, after the output inductor current 
drops to zero, the diode is off again, unlike in the CCM, the diodes are turned off once in 
each cycle. Figure 3-9 is the sensed current of primary winding and the external ramp 
signal used for the peak current control. 
Figure 3-5 Half-bridge Prototype 
. r e a l  t lme 
Figure 3-6 MOSFETS' gate signals at light load 
Figure 3-7 MOSFETS' gate signals at heavy load 
Figure 3-8 Voltage across the output diodes 
Figure 3-9 Sensed current and external ramp signal 
3.3 Summarv 
Using a new method of master-slave peak current control, charge balance is 
automatically achieved and current runaway is avoided without additional correction 
circuitry, resulting in increased efficiency. We present two interleaved half-bridge power 
stage that naturally cancels the output current ripple while achieving fast response. With 
the integration of the output inductors and design mixed-signal chips for the control and 
driver circuit, the efficiency and performance are readily improved. 
CHAPTER FOUR 
LOW VOLTAGE DC/DC CONVERTERS 
4.1 A High-Power Low-Voltage PWM FB-ZVS Converter 
Compared with the other bridge topologies introduced before, a full-bridge 
isolated converter is presented here as shown in Figure 4-1. It has low current stress of 
the push-pull topology, low voltage stress of the half-bridge topology and high 
transformer turn ratio which means smaller primary side current [I].  At high frequencies 
the soft-switching of the primary switches is required to maintain high efficiency. 
In some application in the future, when the output voltage could be as low as 
0.5V, the output current could be as high as 200A. The FB-ZVS becomes a very suitable 
topology for this application. 
4.1.1 Operation Principle 
The operation of this converter can be divided into 4 modes in figure 4-2 [2]. 
Figure 4-1 FB-ZVS-PWM converter and primary waveforms 
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Figure 4-2 Operation modes of FB-ZVS-PWM converter 
Mode 1 : With Q1 and 44  initially conducting, the primary voltage is V,  = V,, . 
The current I , ,  will ramp up linearly while I , ,  will ramp down linearly. is the filter 
inductor. 
Mode 2: When Q4 is turned off at tl ,  the energy stored in the output filter inductor 
L1 charges the junction capacitor of 4 4  and discharges the junction capacitor of 4 3  
causing the anti-parallel diode of 43 to conduct. Once it conducts, 4 3  can be turned on 
under ZVS. 
Since the energy available for achieving ZVS for the leading leg is the output filter 
energy, ZVS is possible over a wide load range. 
Mode 3: When Q1 is turned off at t2, the energy stored in the leakage and 
magnetizing inductance charges the junction capacitor of Q1 and discharges the junction 
capacitor of 4 2  causing the anti-parallel diode of Q2 to conductor. At this point, Q2 can 
be turned on under ZVS. 
- 
Vin ip  - - - ( t - t 2 ) + i p ( t 2 )  
Since the energy stored in the leakage and magnetizing inductance is less than output 
filter energy, the soft switching range is limited. Increasing the leakage inductance 
extends the soft switching range of the converter but adversely affects the effective duty 
cycle. 
Mode 4: The cycle is completed when the primary current I, reaches the 
reflected secondary filter current. 
The required dead time for 4 2  and Q4 depends on the load. The energy in Llk has 
to be: 
where I,, is the current through the primary at time t2, C ,  is the output capacitance of 
the MOSFET and CTR is the transformer winding capacitance. 
where C = C,,, + C, . Figure 4-3 presents details of the voltage across Q4 at turn-off 
(time tz) for three different values of load current. 
Vin Vin 
Figure 4-3 Q4 voltage at different load current 
For Q 1 and 43:  
The value of the dead time, 65, , can be determined from the equation 
The critical current required in the primary to achieve ZVS can be calculated from 
The available current through Llk at time t2 can be calculated as 
load 
n 2 L, 
Finally. ZVS is achieved for values of load current such that 
The voltage gain of the ZVS-PWM converter can be expressed as: 
L U ,  - 1 
--- 
' i n  
D, 
where D, = D - AD, and hD is the loss of duty cycle due to the finite slope of the rising 
and falling edges of the primary current. Looking at Fig. 14, ALI can be expressed as: 
#I 
I, 
:It 
1 ll 
li 11 
:It 
"I, 
Then 
For a maximum duty cycle of the converter: 1 2 Dm > D 
4.1.2 Controller Design Consideration 
Four different control methods: voltage control, voltage control with a hysteretic 
outer loop, peak current control and average current control. The controller design files 
are in Appendix. The voltage control compensator is a two-pole, two zero structure. 
4.1.3 Simulation Results 
Figures 4-4, 4-6 and 4-7 show the simulation results of a phase-shift full-bridge 
converter. During the same load transient, the output voltage drop of the same converter 
with voltage control is 1.2V, the one with voltage control plus a hysteretic outer loop is 
1V and the converter with average current control is 0.75V. Therefore, average current 
control method has the fastest transient compared to other two methods, and should be 
recommended for low voltage application. Figure 4-5 shows the control circuit used in 
the hysteretic outer loop. 
Time 
Figure 4-4 Voltage control simulation result 
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Figure 4-5 Part of the schematic for hysteretic control outer loop 
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Figure 4-6 Voltage control with a hysteretic outer loop simulation result 
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Figure 4-7 Average current control simulation result 
4.2 A Low-voltage Dual Output DCIDC Converter 
4.2.1 Multiple Output Converters 
Designing multi-output converters presents a remarkable challenge for the power 
supply designer. There is no comparable power supply design task where specification, 
topology selection and the choice of output voltage regulation technique would have a 
more profound effect on the performance, cost and complexity of the final circuitry [3]. 
Multi-output circuits provide isolation and several output voltages using one high 
frequency isolation transformer as opposed to individual power modules for each output 
as it is frequently done in distributed power systems. The decreased system complexity of 
the multi-output approach is realized primarily at the expense of output voltage regulation 
accuracy. Several approaches have been explored for multi-output converters to address 
complexity, overall efficiency, output voltage and cross-regulation issues. These circuit 
solutions can be divided into three different groups. 
The first group of multi-output converters regulate their main output, from which 
the feedback signal is generated, with very good accuracy. Their auxiliary outputs are 
regulated with lesser accuracy since they are not part of a closed loop regulation scheme. 
These solutions tend to be the most economical ones but their application can be limited 
because of their inadequate output voltage accuracy. The best known topologies of this 
category are the flyback and forward converters. 
The second circuit family provides a remedy for those applications where tight 
voltage regulation of each output is necessary. These approaches can be based on almost 
any topology since they are utilizing some son of post regulation technique to regulate 
the auxiliary outputs of a multiple output converter. Accordingly, these solutions are 
differentiated by the post-regulation technique they are employing. Post regulation of the 
auxiliary outputs can be achieved by linear post-regulators, individual DC/DC converters, 
magamp circuits or switch mode Secondary Side Post Regulators(SSPR). All of these 
techniques are based on closed loop output voltage regulation of their respective outputs. 
The third circuit family as introduced here is that all the outputs are regarded 
equal in terms of control priority. Each output has a chance to be the main output 
depending on the load conditions while all the outputs operate separately without 
affecting one another. The number of PWM controller used in this family is the same as 
that of the secondary family where post-regulation is used. 
4.2.2 Family I: solutions without post regulator 
Generally, any isolated topology with several secondary windings in the 
transformer can provide multiple output voltages. These circuits employ a single primary 
side power stage including the input filter, energy storage capacitor, a high frequency 
power switch, usually a MOSFET transistor and a PWM controller. On the secondary 
side, isolated by the transformer, are the output components, rectifiers, energy storage 
capacitors and output inductors where it is applicable. Among those outputs, one is 
distinguished as the main output whose output voltage is regulated by a feedback loop. 
The fundamental element of the feedback loop is the voltage error amplifier. Its output 
provides the feedback signal that is transmitted to the primary side over the isolation 
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barrier. On the primary side, the feedback signal is received by the PWM controller and 
ultimately determines the duty-cycle of the power switch. It is important to emphasize, 
that in all of these cases, there is only one controlled quantity, the duty-cycle of the 
MOSFET, which allows control of only one output parameter, which is the output 
voltage of the main output. Thus, the output voltage of the main output is accurately 
regulated. 
On the other hand, the auxiliary outputs are not directly regulated by the PWM 
modulator. The nominal auxiliary output voltages are determined by the turns ratio of the 
output windings. Their voltage regulation accuracy is a function of the coupling among 
the secondary windings, the voltage drop difference~among the rectifier diodes and the 
voltage drop on the parasitic resistance of the series components of those outputs. These 
parasitic resistive components, secondary winding resistance, rectifier diode equivalent 
series resistance, the resistance of the output inductor and the wiring of trace resistance 
represent a load dependent voltage drop between the secondary winding and the actual 
output of the power supply. As the load current changes, the auxiliary output voltages 
will vary accordingly, causing the well know cross regulation error. 
Figures 4-8 shows the flyback converter with multiple output windings. 
PWM I 
Figure 4-8 Multi-output Flyback Converter 
4.2.3 Family 11: solution with post regulation 
In many applications, especially at lower output voltages, adequate output voltage 
tolerances can not be achieved without some sort of post regulation of the auxiliary 
outputs. These power supplies might employ any topology with multiple output 
windings. The main output is still regulated by direct feedback and pulse width 
modulation of the primary switch in the isolating power stage. Once post regulation is 
considered, tight cross regulation-among the outputs is not critical. 
The four most popular post regulation techniques are linear post regulator, dcldc 
switching post regulator, magarnp post regulator, and secondary side post regulator. 
Linear post-regulators are extensively used for low current outputs. Since linear 
regulators require a minimum voltage drop across the pass element, their application is 
usually restricted by power dissipation at higher output currents. This voltage drop 
together with the load current represent a relatively large variable power loss. The 
technique still has the advantages of simple, cost effective and highly integrated at low 
currents. Voltage regulation is independent from the main converter's duty-ratio and 
output noise is very low. 
Another technique employs two cascaded switch mode power converters. Since 
the second dcldc converter that acts as the post regulator works from a semi-regulated 
input voltage. its operating conditions and efficiency can be easily optimized. 
Mapamp post regulator is very popular in medium to high power application. The 
saturable reactor in the magamp post regulator functions as a magnetic switch. Before the 
core of the magamp inductor saturates, it represents a large impedance in series to the 
secondary winding of the isolation transformer preventing power transfer to that output. 
By properly positioning the operating point of the magnetic core on the B-H curve, a 
variable portion of the secondary pulse can be blocked. Thus the effective duty-ratio for 
the buck inductor can be further modulated. allowing precise regulation of the auxiliary 
output voltage. The disadvantages are large number of inductive components and 
auxiliary output duty-cycle is limited by the main output duty-ratio. 
Figure 4-9 shows a secondary side post regulator circuit diagram. Output V2 is 
controlled by main PWM while the auxiliary output V 1 is controlled by a buck controller. 
The are compatible with higher switching frequencies, allow easy operation at light load 
and in short circuit conditions. The most significant shortcoming is that auxiliary output 
duty-cycle is limited by the main output duty-ratio. 
Figure 4-9 Secondary side post regulator 
\ 
4.2.4 Family 111: equally controlled outputs 
- 
In the telecommunication area, dual output or multiple DC/DC converters have a 
PWM 
wide application. The outputs need to be regulated separately to meet the stringent 
requirements for all of them. The traditional approach is to use one PWM controller for 
main output by regulating the duty ratio of the main switch, while using other PWMs for 
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the rest of the outputs. The success of the method is based on the main output having the 
largest duty ratio. Thus a dummy load is required for the main output to guarantee its 
continuous conduction mode operation, otherwise the duty ratio could be reduced to 
accommodate the discontinuous conduction mode. 
A new dual or multiple output DCDC converter is proposed. In this converter, 
each output is controlled separately while the control signal for the main switch is from 
the output with the largest duty ratio. Figure 4-10 shows the general layout of the new 
converter. This method not only provides an alternative way for this application, but also 
simplifies the traditional approaches by getting rid of the dummy load. 
Vin 
Figure 4- 10 General layout of the new dual output converter 
4.2.5 Operating analysis 
The operation of the new converter as shown in Figure 4-10(a) is basically the 
same as a forward converter in Figure 4- 10(b). For a forward converter, with a drive 
signal as show in Figure 4-1 l(a), the drain voltage of the switch S is shown in Figure 4- 
1 l(b). When the switch is turned off, the drain voltage is resonated to a high value and 
then returns to Vin as the voltage on the primary winding of the transformer is zero. 
Resonance ends when the drain voltage of S becomes Vin. 
For the new converter, resonance continues when the drain voltage hits Vin 
because unlike the forward converter, whose resonant energy could be transferred to the 
secondary, this converter's resonant energy stays on the primary side. As such, the drain 
voltage of S could reach zero and go up again as show in Figure 4-12(b). So if an 
additional capacitor C is added in the circuit as shown in Figure 4- 1 1 (a). the drain voltage 
of S could be zero when the next drive signal comes, achieving zero voltage switching for 
the main switch S as shown in Figure 4-12(c). Moreover, the additional capacitor is 
working as a snubber during turning off. The upper traces in Figure 4- 12(b) and (c) are 
feedback error voltage and PWM ramp voltage which decide the duty ratio. 
Buck == Vo 
4 PWM 1 I 
Figure 4-1 1 General layout of the new converter and a forward converter 
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Figure 4- 12 Some simulation results for the new converter 
4.3 Summary 
As the power consumption of high-performance m;croprocessors increases, the 
advantage of phase shift full-bridge converter for this application becomes apparent. Due 
to soft-switching, the high density could be reached which is so important where the real 
estate for dc/dc converter is precious. 
4 new dual or multiple output converter is proposed. With this method, the 
converter is simplified and redundancy is improved as the main switch could be 
controlled by any of the output. 
CHAPTER FIVE 
A NOVEL SOFT'-SWITCHING SINGLE STAGE CONVERTER 
5.1 Introduction 
As the use of power supplies continues to increase, more distorted mains current 
is drawn from the line, resulting in lower power factor and high total harmonic distortion. 
Power factor correction (PFC) is becoming more and more common in single-phase off- 
line switching-mode power supplies, not only because low power factor limits the 
maximum available power drawn from mains, but also agency regulation requires that the 
harmonic current of the line current of mains-connected equipment remains below certain 
limits. For years a great deal of effort has been made to develop efficient and cost- 
effective power factor correction schemes. As a branch of active PFC techniques. the 
single-stage technique receives particular attention because of its low cost 
implementation [I] .  
The classical definition of power factor is applicable only to pure sinusoidal 
waveforms is given below: 
PF,, = cos 4 = I 
Vmnr(sinr~'mr(rine) 
where P is the average power (averaged over a period), Vm(siml is the rms voltage 
(=v,,/ fi ), Imscsiml is the rms current (b/& ), and 4 is the phase angle between voltage 
and current. 
The cause of less than unity power factor is a phase shift between the fundamental 
component of the current and the voltage and/or the presence of higher harmonics in the 
voltage and/or the current. Accordingly, the power factor can be written as 
where PFdlxI is the distortion factor. 
In the practically important case where the voltage is a pure sine wave, the 
distortion factor has the following relationship with the total harmonic distortion (THD): 
In switching-mode power supplies the distortion factor usually dominates. and 
determines the overall power factor. 
The lower power factor and the related high line-current distortion of the front 
end rectifiers of switching-mode power supplies have several undesirable effects. 
(a) The maximum obtainable rectifier power from a wall outlet is reduced to rated 
power times the power factor. 
(b) The harmonic currents cause excess wiring and power transformer losses in 
the utility network. 
(c) The voltage waveform is flattened due to the high peak currents. This can 
cause malfunction of other equipment connected to the same branch. 
(d) The harmonics can excite resonance in the power system that might lead to 
excessive peak voltages and rms currents, damaging the power-factor-correcting 
capacitors and causing insulator flash-overs. 
(f) The excessive low-frequency conducted EM1 can interfere with other 
equipment. 
Moreover, with the residential industry and defense industry continuously 
demanding for even higher power density, switching mode power supply operating at 
high-frequency is required because at high switching frequency, the size and weight of 
circuit components can be remarkably reduced. But with the increasing of switch 
frequency, the switching loss becomes intolerable, resulting in very low conversion 
efficiency. Furthermore, the presence of leakage inductance in the high-frequency 
transformer and junction capacitance in the semiconductor devices causes the power 
devices to turn-off and turn-on with more energy loss and noise. Because of this reason, 
the switching frequency of the traditional SMPS (Switching Mode Power Supplies) is 
limited to 100kHz. To boost the switching frequency, the soft-switching technique, was 
introduced to alleviate the switching losses. 
5.2 Power Factor Correction 
Research in improving system power factor has resulted in countless circuit 
topologies and control strategies. They can be mainly categorized into discontinuous 
conduction mode (DCM) shaping technique and continuous conduction mode (CCM) 
shaping technique. The recent research interest in DCM shaping technique is focused on 
developing PFC circuit topologies with a single power switch, result in single-stage 
single-switch converter (so-called s4-converter). The CCM shaping technique 
emphasizes on the control strategy to achieve unity power factor. The hot topics in this 
line of research are concentrated on reducing the complexity of the control circuit and 
enhancing dynamic response of the system, resulting in some new control methods. 
Figure 5- 1 shows a classification of these conducted schemes based on conduction-mode 
and system configuration types. 
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Figure 5- 1 : Classification of PFC conducted schemes 
Like other power electronic apparatus, the core of a PFC unit is its converter, 
which can operate either in DCM or in CCM. The benefit from DCM technique is that 
low cost power supply can be achieved because of its simplified control circuit. However, 
the peak input current of DCM converter is at least twice as high as its corresponding 
average input current, which causes high current stresses on switches, resulting in 
intolerable conduction and switching losses as well as transformer copper losses. In 
practice, DCM technique is only suitable for low to medium level power application, 
whereas, CCM is used in high power cases. However, a converter operating in CCM does 
not have PFC ability inherently, i.e. unless a certain control strategy is applied, the input 
current will not follow the waveform of line voltage. This is why most of the research 
activities in improving power factor under CCM condition have been focused on 
developing new current shaping control strategies. Depending on the system variable 
being controlled (either current or voltage) PFC control techniques may be classified as 
current control and voltage control. Current control is the most common control strategy 
since the primary objective of PFC is to force the input current to trace the shape of line 
voltage. 
5.2.1 CCM Shaping Technique 
To achieve both PFC and output voltage regulation by using a converter operating 
in CCM, multi-loop controls are generally used. Figure 5-2 shows the block diagram of 
AClDC PFC converter with CCM shaping technique. Where, HI is a line voltage 
compensator, Hx is a controlled variable compensator, and x(t) is the control variable that 
can be either current or voltage. 
Normally, in order to obtain a sinusoidal line current and a constant DC output 
voltage, line voltage v,,.,(t), output voltage V, and a controlled variable x(t) need to be 
sensed. Depending on whether the controlled variable x(t) is a current (usually the line 
current or the switch current) or a voltage (related to the line current), the control 
technique is called "current mode control" or "voltage mode control" respectively. In 
Figure 5-2, two control loops have been applied; the feedfonvard loop and the feedback 
loops. The feedfonvard loop, also called "inner loop" keeps the line current to follow the 
line voltage in shape and phase, while the feedback loop also called "outer loop" keeps 
the output voltage to be tightly controlled. These two loops share the same control 
command generated by the product of output voltage error signal and the line voltage (or 
rectified line voltage) signal. 
Figure 5-2: Block diagram of PFC converter with CCM shaping technique 
In recent years, a lot of control strategies have been proposed in the open 
literature. The research objective of these techniques is mainly targeted to simplify 
control circuitry (eliminate current sensor, multiplier and inner loop error amplifier) and 
achieve better performance such as good stability and fast dynamic response. 
Generally speaking, by using CCM shaping technique, the input current can trace 
the wave shape of the line voltage well. Hence the power factor can be improved with 
increase efficiently. However, this technique involves design of complicated control 
circuits. Multi-loop control strategy is needed to perform input current shaping and 
output regulation. In most CCM shaping techniques, current sensor and multiplier are 
required, which result in higher cost in practical applications. In some cases, variable 
frequency control is inevitable, resulting in additional difficulties in its closed-loop 
design. 
5.2.2 DCM Shaping Technique 
To get rid of the complicated control circuit invoked by CCM shaping technique 
and reduce the cost of the electronic interface, DCM input technique can be adopted in 
low power to medium power level applications. 
In DCM, the inductor current of the core converter is not a valid state variable 
since its state in a given switching cycle is independent of the value in the previous 
switching cycle. The peak of the inductor current is tracking the line voltage 
automatically, resulting in sinusoidal-like average input current (line current). The benefit 
of using DCM input circuit for PFC is that no feedforward control loop is required. 
However, the input inductor operating in DCM can not hold the excessive input energy 
because it must release all its stored energy before the end of each switching cycle. As a 
result, a capacitor is used to balance the instantaneous power between the input and 
output. In addition, in DCM, the input current is normally a train of triangular pulses with 
nearly constant duty ratio. An input filter is necessary for smoothing the pulsating input 
current. 
In two-stage PFC power supply, the DCM converter is connected in front of the 
AC line to achieve high input power factor and provide a roughly regulated DC bus 
voltage, as shown in Figure 5-3. This stage is also known as "pre-regulator". The duty 
ratio of the pre-regulator should be maintained relatively stable so that high power factor 
is ensured. To stabilize the DC bus voltage, a bank capacitor is used at the output of the 
pre-regulator. The second stage is a DCDC converter, called post-regulator, with its 
output voltage being tightly controlled. This stage can operate either in DCM or in CCM. 
CCM is normally preferred to reduce the output voltage ripple. 
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Figure 5-3: DCM input pre-regulator in two-stage ACDC power supply 
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Figure 5-4: DCM input corrector in single-stage ACIDC power supply 
DCM input technique is widely used in single-stage power factor correction 
circuit configurations. Using a basic converter (usually boost or flyback converter) 
operating in DCM combining with another isolation converter can form a single-stage 
power factor correction circuit. A storage capacitor is required to hold the DC bus voltage 
in these combinations. Unlike the two-stage PFC circuit, in which the bus voltage is 
controlled, the single-stage PFC converter has only one feedback loop from the output. 
Figure 5-4 shows the diagram of single-stage circuit. 
The DCM input circuit can be one of the basic DC-DC converter topologies. 
However, when they are applied to the rectified line voltage, they may draw different 
shapes of average line current. In order to examine the PFC capabilities of the basic 
converters, we first investigate their input characteristics. As the input currents of these 
converters are discrete when they are operating in DCM, only averaged input currents are 
considered. Since switching frequency is much higher than the line frequency, we assume 
the line voltage is constant in a switching cycle. In steady state operation, the output 
voltage is nearly constant and the variation in duty ratio is slight. Therefore, constant duty 
ratio is considered in deriving the input characteristics. By finding the average input 
current in switching cycle with the line voltage kept as time variable over one cycle. the 
input current waveform for each basic converter can be qualitatively inspected. 
After study of all the eight basic converters, i.e., buck, boost, buck-boost, flyback, 
forward, Cuk, Sepic and Zeta converters, we conclude that all the eight basic converters 
except forward converter have good inherent PFC capability and are suitable for DCM 
PFC usage. For the forward converter, when it is connected to the rectified line voltage, 
the demagnetizing current through the 3rd winding (reset winding) is blocked by the 
rectifier diodes. Therefore, forward converter is not suitable for PFC purpose unless a 
certain circuit modification is applied. Boost converter and flyback converter are 
especially suitable for single-stage PFC scheme because they have minimum component 
count and grounded switch drive, and their power switches are easy to be shared with the 
output DC-DC converter. The other converters could also be used to perform certain 
function such as circuit protection and small output voltage ripple. 
5.3 Single Stage Hard-Switching Topology 
5.3.1 Single Stage Topology 
An AC/DC converter is presented in this section [2], aimed at overcoming the 
above difficulties. The s4 converter utilizes a DCM boost circuit as an input stage to 
perform PFC and a forward circuit as an output stage to provide electrical isolation. Two 
storage capacitors have been employed to enhance the PFC capability of the boost circuit 
and to relieve the voltage spike produced by the power transformer. The voltages across 
the storage capacitors are kept at lower levels. Theoretical analysis and experimental 
results show that the converter has enough line regulation capability to be applied to 
universal input. 
The AC/DC converter is shown in Figure 5-5. The input circuit is a boost circuit 
(formed by choke inductor L, diode Dl and switch S). The switched-capacitor network 
consists of capacitors Csl and Csz and diode D2, serving as a load to the input circuit, and 
as a source to the output forward circuit (formed by transformer Tr and diode D3). The 
two primary windings of the forward transformer are designed with the same turn ratio 
referring to the secondary winding (1:l:n). Inductances LI and L2 (L1 = L?) are the 
leakage inductances of the forward transformer. It can be shown that, in steady-state, the 
converter has four operation modes during one switching cycle. The converter key 
waveforms are shown in Figure 5-6. 
Figure 5-5: Basic circuit schematic of the converter 
Notice that in one switching cycle, the line voltage can be considered as a 
constant voltage in the equivalent circuits. Capacitors CsI and Csz are designed to be large 
and equal. Hence, in the steady-state analysis, each capacitor voltage is approximated by 
a DC source Vc,, = VCs2 = Vcs. 
Figure 5-6: Theoretical key waveforms of the converter 
5.3.2 Limitations of Hard-switching 
With the available devices and circuit technologies, PWM converters generally 
have been designed to operate with 50-200kHz switching frequency. In this frequency 
range, the power supply is deemed optimal in weight, size, efficiency, reliability, and 
cost. In more recent applications such as adaptor, notebook, and laptop computers where 
high power density is of primary concern, it is desirable to push the conversion frequency 
as high as the upper hundreds kilohertz to lower-megahertz range. However, higher 
switching frequency invariably results in increased switching losses. The switching loss 
at turn-off is primarily caused by the leakage inductance of the power transformer. As the 
semiconductor device turns off, the sharp di/dt induces high voltage spike across the 
leakage inductance [3,4]. To reduce switching stress, dissipative snubbers are typically 
used. At turn-on. switching losses are mainly caused by abrupt discharging of the energy 
stored in the parasitic capacitance of the semiconductor devices. When the transistor is 
turned on, the energy stored in its output capacitance is dissipated in the device. Also, 
turn-on at high voltage levels induces a severe switching noise coupled through the 
Miller capacitance into the drive and control circuits. The aforementioned detrimental 
effects of the circuit parasitic become much more pronounced as the switching frequency 
is increased. 
5.4 Novel Soft-Switching Methods 
5.4.1 Operation Principles 
The proposed soft-switching converter in Figure 5-7 is based on the hard- 
switching single-stage PFC converter with two bulk capacitor proposed in previous 
section. Besides achieving zero-voltage transition (ZVT), the circuit also using an extra 
winding on the transformer core as a snubber to lower the voltage and the current stresses 
of switches. 
The main waveforms and the schematic simulation are shown in Figure 5-7 and 
Figure 5-8, respectively. It is noted that the simulated waveforms are the same as 
theoretical waveforms. Also, the ZVS and ZCS are achieved for the main switch and 
auxiliary switch. respectively. 
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Figure 5-7 Proposed soft-switching topology 
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Figure 5-8: Main Switching Waveforms 
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Figure 5-9: Modes of Operation 
Mode 1: to < t < r ,  
Initially, it is assumed that S was OFF and C,  was charged to 2V,, . At t = to, 
the auxiliary switch S, is tumed ON. Cs , C, , and L,, form a resonant tank as shown in 
Figure 5-9(a). At the end of this mode ( t  = t, ), the capacitor voltage of the main switch S 
hits zero. Duo starts to conduct when the auxiliary switch is turned ON, and the energy is 
transferred from the primary winding to the secondary winding. After that, S is ready to 
be turned ON at ZVS. 
Mode 2: t ,  c t < I ,  
After turning S on at t = t, , the diode D, conducts and the source voltage is 
applied to the input choke inductor L, , causing the current through the choke inductor to 
charge up linearly. During this mode, the energy is transferred from the source to the 
choke inductor. The period ends when the leakage inductor current I,, reaches zero and 
D,,, is turned OFF. The choke current continues to charge up linearly. 
Mode 3: t ,  < t < t l  
This mode is a freewheeling mode as shown in Figure 5-9(c). The auxiliary 
switch is turned OFF in this period. 
Mode 4: t ,  < t < t ,  
At t = r , ,  S is tumed off. The main switch output capacitor C,  is quickly charged 
up by the current i, to 2V,, (clamped by the conduction of D, ). Under the constraint of 
KCL. both the storage capacitors, C,, and C,, are being charged by the current 
ib, + i, during this operation period. With the inductor current i, decreasing linearly. 
magnetic energy stored in the choke is being converted into electric energy and being 
stored into the storage capacitors. Thus the energy loss of the storage capacitors during 
Mode 2 is being recovered. 
Mode 5: t ,  < t c t ,  
The choke inductor current, I 4  continues to decrease linearly. Owing to the 
existence of diode Do,  the primaries of the transformer present very high impedance with 
the currents through the windings can be negligible. This period ends when the choke 
inductor current reaches zero. 
Mode 6: t ,  c t < to + 7, 
This is a free-wheeling stage for regulation purpose. 
Soft-switching is maintained for wide line and load range, which is a unique 
feature for ZVT. In mode 1, the differential voltage across the main switch is equal to 
2Vc,T ,where : 
V, is the V, at t = 0 .  For ZVS, V, drops to zero before the mode 2 begins. So we will 
get: 
The right side of the above inequality is a constant, which means for this 
converter, soft-switching operation will be ensured for the whole load and line range as 
long as we choose proper values for the time delay between the gate signals of main and 
auxiliary switches and the leakage inductance of the transformer. 
This single stage converter can be regarded as a combination of a boost converter 
in a DCM mode and a forward converter. Using the model in [ 5 ] ,  we design a 
compensator with which the crossover frequency of the loop gain is a few kilohertz. The 
control chip is UC3825. Compared to the other type single-stage converter, like isolated 
SEPIC using UC3854 [6], or flyback converter with charge control, this converter 
exhibits better transient response and load regulation with a smaller bulk capacitor for 
certain holdup requirement. 
5.4.2 Simulation and Experimental Results 
A 50W 500kHz prototype has been built in the laboratory to experimentally verify 
the theoretical analysis and simulation results. It is clear that the experiment result agrees 
well with the analysis and computer simulation. 
Using the component values from the above design example, Pspice circuit is 
simulated to produce the result shown in Figure 5-10. And tc verify the steady state 
operation of the proposed converter, a 1 10V/60Hz input, 28V03.5A output experimental 
prototype was built. The following key components were used in the implementation of 
the experimental circuit: 
Input inductor Li = 35uH, 3F3 RM 10 core, 
Transformer - Philips 3F3 RM 12 core, 
NpI= Np2= Nap=16T, Lak=Lkl=Lk2=3~H, 
Switches - S: IXFH20N60. 
Sa: IXTP3N90A, 
Storage Capacitors - 220uF/250V, 
Diodes - Di, DL, Dp: DSEI 12 10A, 
Low voltage rectifier diode Do - 30CPQ060, 
Switching frequency - 500kHz. 
Figure 5- 10: Simulation Results 
Figure 5-1 1 gives the measured line voltage and current waveforms, resulting in 
power factor of 0.987. In Figure 5-12, the voltage across the main switch and its drain 
current are shown. As shown, just before S is turned O N ,  its body diode carries the 
reverse current, hence, achieved zero-voltage turn O N .  Finally, Figure 5- 13 shows the 
auxiliary switch. S,, current and voltage. From Figure 5-10 we can estimate At, = 50nsec, 
from the theoretical calculation Atz =55nsec and the simulation gives about 65nsec witch 
are in a good agreement . 
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Figure 5-1 1 :  Input current (upper trace lA/div) and input voltage (lower trace 100V/div) 
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Figure 5- 13 Auxiliary switch. So, Current (upper trace 1 Aldiv) and voltage (lower trace 
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5.5 Summary 
Due to high frequency operation, the proposed soft-switching converter makes the 
AC-DC front-end power supply possible to be minimized in size and weight. At the same 
time, the active single-stage PFC techniques help to reduce the component count and 
cost. Therefore. for the low power application, this proposed converter could be 
considered as a strong competitor. 
CHAPTER SIX 
A NEW SINGLE SWITCH SINGLE STAGE TOPOLOGY 
6.1 A NOVEL SINGLE SWITCH SINGLE STAGE ACDC CONVERTER 
Due to the ability to keep a relatively low voltage on the energy-storage capacitor, 
this technique is suitable for the universal line voltage application. 
For the forward and flyback converter-type, a direct transfer of part of the input 
energy is achieved by the winding that appears in series with the boost inductor during 
the on and off time, respectively. 
6.1 .1 Operation Principle 
Figure 6- 1 shows the proposed topology. In mode 1, when the input line voltage is 
lower than a set value, the voltage across Li2 is lower than Li3, so the diode in series with 
Li3 is turned off as show in Figure 6-2. In mode 2, the input line voltage increases to turn 
off the diode in series with Li3 while the diode with Li2 is turned off and direct energy 
transfer happens. 
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Figure 6-1 Proposed single stage topology with lower stress 
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Figure 6-2 Operation Mode of the proposed single stage topology 
Figure 6-3 Main waveforms 
Vds 
Figure 6-3(a) shows the main waveforms in mode 1 and Figure 6-3(b) shows the 
main waveforms in mode 2. In both modes, the current i ~ i  is the sum of the current i ~ ?  
L 
and i ~ 3 .  
t 
After turning S on at t = to,  the diode Dil conducts and the source voltage is 
applied to the input choke inductor Lil, causing the current through the choke inductor to 
charge up linearly. During this period, the energy is transferred from the source to the 
choke inductor. For mode 2, when the line voltage in high, some of the energy is 
transferred to the secondary as there is current on Li3. 
At t = I , ,  S is turned off. The Diode Di2 is turned off. The energy in the choke 
Li 1 is discharge though Li2 in both modes. 
This is a free-wheeling stage for regulation purpose. 
6.1.2 Simulation and Experimental Results 
Figure 6-4 shows the simulation results in mode 2 and Figure 6-5(a) shows the 
experimental results, which are well agreed with the theoretically analysis. 
Figure 6-4(b) shows input voltage waveform and input current waveform. 
Figure 6-6 is power factor against the input voltage. 
Figure 6-7 is the efficiency against the input voltage. 
Figure 6-4 Simulation results 
Figure 6-5 Experimental results 
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Figure 6-6 Power factor vs. input voltage with different loads 
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Figure 6-7 Efficiency vs. input voltage (low trace: hard-switching converter in chapter 5, 
top trace: new converter) 
6.2 Summary 
A new single-stage, single-switch technique that combines the boost-like input- 
current shaper with a discontinuous-conduction-mode dc/dc output stage is introduced in 
Chapter 6. With this technique, the boost inductor can operate in both the discontinuous 
and continuous conduction modes. By controlling the turn-ration of the windings, the 
input current harmonic contents can be reduced to comply with IEC-1000-3-2 limits. As 
part of the energy to the output is taken directly from the line, the power device stress is 
reduced and efficiency is improved. 
CHAPTER SEVEN 
CONCLUSIONS 
Future generations of microprocessors are expected to operate at a much lower 
voltage, 1 -2V, a much higher current, 50- 100A. For other applications like 
semiconductor chip bum-in equipment, the voltage will go to 0.5V and the output current 
will be 240A. The future generation of Voltage Regulator Modules (VRM) has to be 
improved dramatically to meet future challenges, such as faster transient slew rate, tighter 
voltage tolerance and higher conversion efficiency. Furthermore, there is also a strong 
need for a significantly higher power density, with much-reduced capacitor and inductor 
size, suitable for integration with the processor. 
Low-voltage power management issues are becoming increasingly more critical 
in state-of-the-art computing system. The current generation of high-speed CMOS 
processor (e.g. Alpha, Pentium, Power PC) operate at above 300MHz with 2.5 to 3.3V 
output voltage. Future processors will be designed with even lower logic voltages down 
to 1.1 - 1 3 ,  and an increase in current demand from 13A to 50- 100A. Meanwhile. the 
operating frequency will increase above 1 GHz. For future generation processors, the 
high transient current-slew-rate (several Amperes per Nanosecond) will result in 
significant voltage transient. To ensure proper operation, a more stringent voltage 
regulation from 5% to 2% regulation is imposed. These demands in turn require a special 
power supply. voltage regulator module (VRM), to provide lower voltages with higher 
current and fast transient response capability for microprocessors. This dissertation 
proposes and verifies several new techniques for this low-voltage power management 
application. 
The interleaved synchronous buck regulator with hysteresis control presented in 
Chapter 2 achieves a very fast transient response and high power density. With the 
interleaving technique, both the VRM input current ripple and output current ripple are 
cancelled. Both the VRM input and output filter sizes can be reduced dramatically. Also 
with the hysteretic control, fast response of the VRM is guaranteed. This VRM is well- 
suited for future microprocessor applications, where the transient response and converter 
size are primary concerns. 
Chapter 3 presents two interleaved half-bridge power stage that naturally cancels 
the output current ripple while achieving fast response. Using a new method of master- 
slave peak current control, charge balance is automatically achieved and current runaway 
is avoided without additional correction circuitry, resulting in increased efficiency.. With 
the integration of the output inductors and design mixed-signal chips for the control and 
driver circuit. the efficiency and performance are readily improved. 
The high-input-voltage VRM topology, phase-shift full bridge converter that can 
be used in high-bus-voltage distributed power system is investigated in Chapter 4. This 
topology can achieve a high efficiency. Compared with conventional high-voltage VRM 
topologies, it has small input and output current ripples, low device stress and high 
efficiency. Since it is only a second-order system, this topology can have a fast transient 
response with a small filter inductance and capacitance. In addition, its transformer and 
inductors can be easily integrated. In addition with a small filter capacitance and high 
efficiency, a very high power density can be achieved. As a result, compared with 
conventional high-input-voltage VRM topologies, this topology is cost-effective and has 
a high performance. Also the dual or multiple output topology provides a competitive 
way for this application and has advantages over existing products in terms of efficiency. 
reliability and flexibility. 
Traditional diode rectifiers used in front of the electronic equipment draw pulsed 
current from the utility line, which deteriorates the line voltage, produce radiated and 
conducted electromagnetic interference, leads to poor utilization of the capacity of the 
power sources. In compliance with IEC 1000-3-2 harmonic regulation, many power 
factor corrected ac/dc rectifiers have been proposed in recent years. In a single-stage 
PFC, input-current shaping, isolation, and fast output regulation are performed in a single 
stage. This method provides a compromise between the performance and cost. 
Comprehensive comparisons of the three approaches at manufacture cost and 
performance have shown that the single stage PFC is a cost effective solution for low to 
median power applications 
In Chapter 5. a proposed soft-switching converter makes the AC-DC front- 
end power supply possible to be minimized in size and weight due to high 
frequency operation. At the same time, the active single-stage PFC techniques help 
to reduce the component count and cost. Therefore, for the low power application, 
this proposed converter could be considered as a strong competitor. 
A new single-stage. single-switch technique that combines the boost-like input- 
current shaper with a continuous-conduction-mode dc/dc output stage is introduced in 
Chapter 6. With this technique. the boost inductor can operate in both the discontinuous 
and continuous conduction modes. By controlling the turn-ration of the windings, the 
input current harmonic contents can be reduced to comply with IEC-1000-3-2 limits. As 
part of the energy to the output is taken directly from the line, the power device stress is 
reduced and efficiency is improved. 
My future work will be focusing on the low voltage, high current converters, 
distributed power system and Power Factor Correction circuits. Advanced system 
architecture needs to be further explored in order to meet the future demands. So do 
topologies, control method and packaging which contribute the success of the power 
electronics, an enabling technology. 
APENDIX 
MATHCAD CODES FOR COMPENSATOR DESIGN 
( 1 )  Average Current Control 
Control loop design: 
Power stage parameters 
v, := 14 vo := 5 
Current loop element values 
Modulator Gain 
Suppiernary values 
1 
F, := 
( s e  + s n ) ~ s  
Sampling Gain 
Control loop gain 
RawPhasq := 
arg(~i (J w)) 
deg 
PhaxCorreck := RawPhasq, if - 180 5 RawPhasq, 5 0 I ( ~ a w ~ h a s ~  - 360) if 0 c RawPhasq 5 180 
Control to output Gain 
PhaseCorreck := 1 RawPhasq if - 1  80 5 RawPhasq 5 0 
1 ( ~ a w ~ h a s q  - 360) if 0 < RawPhasq 5 180 
(2) Peak Current Control 
Control loop design 
Power stage parameters 
v, := I I VO := 5 
Fs := 0.05.10 6 
Sampling Gain 
Current loop Gain 
S s A Deltds) := 1 + - + - 
~ o . Q p  od 
L 1 + s.R.C 
T,(s ,  kk) := +&(s) 
R-Dp,,,.Tcm, Deltds) 
kk 
("k 
- 
2. A 
Control to output Gain 

(3) Voltage Control 
TWO POLE TWO ZERO COMENSATOR DESIGN: 
Power converter component values: 
V,, := 48 f, := 500000 R := 0.055 L := 2.10- " 
I 
n := - c := 1000 lo-" hk := 
7 
2 5 := 4.n . 4 k  fs - - 0.742 Gsr := 50000 
R 
4, := 20.log( I H ( ~  2n f,,)1) simplify + -34.232468505 174949769 
f,, := 100000. Crossover frequency 
Gain of the control-to-output function atb 
Given 
f , ,  := I 4\43  3db frequency Change the value manually(#l ) 
We have this in mind: the magnitude of the compensator gain at the crossover frequency is equabbb. 
Thus the overall gain is zero at the crossover. 
Five equations for five unknows 
Given 
I 
(Solver Function used to find component values from desired comer Frequencies: 
Simplify the result: 
Given 
Change the value manually(#2 
Change the value manually(#3 
Change the value manually(#4 
Change the value manually(#5 
Note minus sign canceled by minus sign on summe 
in control loop. 
If this value is close to .6\ then proceed. 
If not, go back and change the value o fZ  
'"k 
- 
2. x 
The following part: control-to-output transfer function, compensator transfer function and loop gain 
Open Loop Control-to-output Transfer Function 
Compensator Transfer Function: 
Loop Gain 
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